FastRoute: Adapting Academic Code for Use in the Design of Production ICs

Eder Monteiro and Ricardo Reis

Introduction

We present:

FastRoute history: the **authors**, the **original routing flow** and its **limitations**

The OpenROAD project: brief introduction to the project and to the RTL-to-GDSII flow

Adaptations and enhancements to integrate FastRoute to the OpenROAD flow

New features and ongoing work

The original tool

Academic code

Developed originally by Pan et al.¹ for a VLSI CAD contest.

There are five versions² of FastRoute, each adding new techniques to improve quality of results \rightarrow we have adapted the *latest version*³

Input and output file formats are from the ISPD 2008 Global Routing Contest⁴

Routing flow and techniques

Congestion-driven and via-aware Steiner tree construction

Multi-source multi-sink maze routing

Spiral layer assignment using dynamic programming Virtual capacity adjustment


The OpenROAD Project

Output An ambitious project that aims to develop an open-source 24-hour RTL-to-GDSII flow.

Composed of dozens of contributors, mostly students from different universities around the world and a few industry veterans

Different teams divided according to the universities, each one responsible for different tools of the flow

The **Brazilian** team gives support for **four** tools in the flow, at the steps of floorplan, clock tree synthesis and routing



The tools highlighted in red are developed and maintained by the Brazilian team

Most of the tools are unified in a single repository⁶ "Stable branch" for users and development branch Per-tool unit tests and flow tests



Universidade Federal do Rio Grande do Sul Programa de Pós-Graduação em Microeletrônica Av. Bento Gonçalves, 9500 – 91509-900 Porto Alegre/RS, Brazil Contact: {emrmonteiro, reis}@inf.ufrgs.br

Enhancements

Initial limitations

Tool usage not "user-friendly" \rightarrow focus on the VLSI CAD contest

Hard-coded max number of pins, routing layer direction, grid size, pin layers

Input and output file formats not matching the formats adopted in the OpenROAD flow

Implemented features


Interface between the formats used in the project and FastRoute original code, integrating it with the OpenROAD project database $^7\,$

Scalability: removed hard-coded information, allowing nets with any number of pins, routing layer direction according technology, and dynamic grid size

Routing resources model: correct calculation of "true routing resources" according to both technology attributes (spacing rules, transition layers, track pitches) and design attributes (routing obstacles, macro blocks, pin geometries)

Control of the global routing resources: API to define per-layer and per-region resources reductions + studies and experiments of to find proper resources configuration for each technology node studied in the project

Routing guides example. The first routing layer is usually avoided, used only for pin access. In this example, layers two (red), three (green) and four (orange) are used



New features and future work

Clock net routing

Allows specifying a different configuration for clock nets *Routing layer range* sets the minimum and maximum routing layers

Routing topology created by FLUTE⁷ or PDRev⁸ Antenna repair

Preemptive approach to mitigate antenna rule violations Long routing segments may created antenna violations in the detailed routing \rightarrow they can be inferred in the global routing result

Use of an antenna checker tool to find the nets with violations \rightarrow fix the violated nets by inserting diodes **Parasitics estimation**


Used by the gate resizer and static timing analysis tool to identify transition and capacitance violations from global routing result

Future work: use FastRoute for congestion- and timing-driven placement and solidify tool support for different technologies

References

[1] M. Pan and C. Chu, "FastRoute: A Step to Integrate Global Routing into Placement," 2006 IEEE/ACM ICCAD, San Jose, CA, 2006, pp. 464-471
[2] http://home.eng.iastate.edu/~cnchu/FastRoute.html#Introduction
[3] M. Pan, Y. Xu, Y. Zhang and C. Chu, "FastRoute: An Efficient and High-Quality Global Router", ACM VLSI Design, 2012, pp. 14:1–14:1.
[4] ISPD 08 Contest, http://www.ispd.cc/contests/08/ispd08rc.html
[5] The OpenROAD Flow, https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
[6] OpenROAD, https://github.com/The-OpenROAD-Project/OpenROAD
[7] C. Chu and Y.-C. Wong, "FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design", IEEE TCAD, 27 (2008), pp. 70–83.
[8] K. Han, A. B. Kahng and J. Li, "Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribu- tion", IEEE TCAD, 2020, pp. 478–491.

Seasonal School on Electronic Design Automation- December 7-11, 2020 - Brazil



via insertion