

Digital Integrated Circuits A Design Perspective

Semiconductor Memories

<u>Reference</u>: Digital Integrated Circuits, 2nd edition, Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic

<u>Disclaimer</u>: slides adapted for INE5442/EEL7312 by José L. Güntzel from the book's companion slides made available by the authors.



Memory Classification
Memory Architectures
The Memory Core (ROM Memories)

Memory Timing: Definitions



Semiconductor Memory Classification

Read-Write Memory		Non-Volatile Read-Write Memory	Read-Only Memory
Random Access	Non-Random Access	EPROM E ² PROM	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH	

Memory Architecture: Decoders



Intuitive architecture for N x M memory Too many select signals: N words == N select signals

Decoder reduces the number of select signals $K = log_2 N$

© Digital Integrated Circuits^{2nd}

Semiconductor Memories

Array-Structured Memory Architecture

Problem: ASPECT RATIO or HEIGHT >> WIDTH



© Digital Integrated Circuits^{2nd}

Hierarchical Memory Architecture



- **1. Shorter wires within blocks**
- 2. Block address activates only 1 block => power savings

Block Diagram of 4 Mbit SRAM



© Digital Integrated Circuits^{2nd}

Semiconductor Memories

Contents-Addressable Memory



Memory Timing: Approaches

DRAM Timing Multiplexed Addressing

SRAM Timing Self-timed



DRAM external timing signals:

RAS= Row Address Strobe CAS=Column Address Strobe

SRAM: no external timing signals!

Read-Only Memory Cells



MOS ROM1: BL must be resistively clamped to ground MOS ROM2: BL must be resistively clamped to Vdd

© Digital Integrated Circuits^{2nd}





MOS NOR ROM



Each row is a pseudo-NMOS (WLs are the inputs)!

© Digital Integrated Circuits^{2nd}

MOS NOR ROM Layout Cell $(9.5\lambda \times 7\lambda)$ WL[0] **Programming using the** GND] **Active Layer Only** WL[1] WL[2] Polysilicon GND] Metal1 Diffusion WL[3] Metal1 on Diffusion



© Digital Integrated Circuits^{2nd}

MOS NAND ROM



All word lines high by default with exception of selected row

© Digital Integrated Circuits^{2nd}

Slide 16

Semiconductor Memories

MOS NAND ROM Layout



NAND ROM Layout



Equivalent Transient Model for MOS NOR ROM

Model for NOR ROM



□ Word line parasitics

- Wire capacitance and gate capacitance
- Wire resistance (polysilicon)
- □ Bit line parasitics
 - Resistance not dominant (metal)
 - Drain and Gate-Drain capacitance

Equivalent Transient Model for MOS NAND ROM

Model for NAND ROM



- □ Word line parasitics
 - Similar to NOR ROM
- □ Bit line parasitics
 - Resistance of cascaded transistors dominates
 - Drain/Source and complete gate capacitance

Decreasing Word Line Delay



Precharged MOS NOR ROM



PMOS precharge device can be made as large as necessary, but clock driver becomes harder to design.