
The parallel plate capacitor




Capacitance: is a measure of the charge stored on each plate for a given voltage such that Q=CV

The electric field (force) E between the plates of a parallel plate capacitor is uniform and given by E=V/d

Charge separation in a parallel-plate capacitor causes an internal electric field. A polarized dielectric spacer (orange) reduces the electric field and increase the capacitance.





Material	ε _r
Free space	1
Aerogels	~1.5
Polyimides (organic)	3-4
Silicon dioxide	3.9
Glass-epoxy (PC board)	5
Silicon Nitride (Si_3N_4)	7.5
Alumina (package)	9.5
Silicon	11.7

Fabrication process (CMOS)	Gate oxide thickness (nm)	Capacitance / area (fF/µm ²)
AMIS 1.5 μm	32	1.1
IBM 0.25 μm	6.3	5.5
IBM 0.13 μm	3.2	11

Source: MOSIS




Figure 2: Cross-section drawing of a CMOS transistor


Source: Intel Tech. Journal

Q = CV; I = dQ/dt = d(CV)/dt

- I = CdV / dt for constant capacitance
 - For constant $V \rightarrow I=0$, *i.e.* a capacitor behaves as an open circuit at dc.


Capacitors are energy-storage (memory) devices used in filters, oscillators, power sources.

Ideal capacitors are not dissipative (and not noisy) but charging and discharging them causes heating through dissipative devices connected to the capacitors.



EEL7312 – INE5442 Digital Integrated Circuits 6

The RC circuit - 2



Assume that $V_S=0$ for t < 0, $V_S=A$ for $t \ge 0$ (and $V_C(0)=0$).

$$V_{C} = A \left[1 - \exp(-t/\tau) \right] \qquad I = A \exp(-t/\tau)/R \quad t \ge 0$$

The power dissipation p (electric power converted into heat) in the resistor is

$$p = RI^2 = A^2 \exp(-2t/\tau)/R$$


The energy converted into heat in the resistor is


$$E_R = \int_0^\infty p dt = \int_0^\infty \frac{A^2}{R} \exp\left(-\frac{2t}{\tau}\right) dt = \frac{CA^2}{2}$$

The energy stored in the capacitor (for $t \rightarrow \infty$)


$$E_C = \frac{CV_C^2}{2} = \frac{CA^2}{2}$$

Exercise: (a) Using the energy conservation principle calculate the energy delivered by the source. (b) Calculate the energy E_s delivered by the source using the formula below $E_s = \int_{0}^{\infty} V_s I dt$







Exercise 4.2 Run SpiceOpus to determine the voltages at the intermediate nodes 2 and 3 for the stimulus of simulation 4.2





Digital Integrated Circuits

Comparison between exercises 4.1 and 4.2









12

Source: Rabaey

Wiring Capacitances (0.25 µm CMOS)


	Field	Active	Poly	All	Al2	AI3	Al4	
Poly	88							aF/µm ²
	54							aF/μm
Al1	30	41	57					·
	40	47	54					
Al2	13	15	17	36				
	25	27	29	45				
Al3	8.9	9.4	10	15	41			
	18	19	20	27	-49			
Al4	6.5	6.8	7	8.9	15	35		
	14	15	15	18	27	45		
Al5	5.2	5.4	5.4	6.6	9.1	14	38	
	12	12	12	14	19	27	52	

Exercise 4.3

Estimate the capacitance of the wires specified below:

- 1. Polysilicon, W= 0.25μ m, L=1 mm; 2. Polysilicon, W= 0.25μ m, L=10 mm;
- 3. Metal 1, W= 0.25μm, L=1 mm; 4. Metal 1, W= 0.25μm, L=10 mm.

In each case, calculate the delay time assuming a lumped RC model for the wire and the capacitance with the substrate. Assume that the sheet resistances for polysilicon (with silicide) and metal 1 are 5 Ω and 0.1 Ω , respectively.



$$c_{wire} = c_{pp} + c_{fringe}$$

$$C_{PP} = \left(\frac{C_{PP}}{area}\right) WL; \quad C_{fringe} = \left(\frac{C_{fringe}}{length}\right) L$$
$$\frac{C_{PP}}{area} = 88 \text{ aF/}\mu\text{m}^2 \qquad \frac{C_{fringe}}{length} = 54 \text{ aF/}\mu\text{m}$$
$$L$$

$$C_{wire} = C_{PP} + C_{fringe} \qquad R_{wire} = R_{\Box} \frac{\Delta}{W}$$
$$t_d \approx 0.69 R_{wire} C_{wire}$$

Source: Rabaey

1.
$$C_{wire} = 76 \text{ fF}, R_{wire} = 20 \text{ k}\Omega, R_{wire}C_{wire} = 1520 \text{ ps}, t_d = 0.69 R_{wire}C_{wire} = 1050 \text{ ps}$$

2.
$$C_{wire}$$
=760 fF, R_{wire} = 200 k Ω , $R_{wire}C_{wire}$ = 152 ns, t_d =0.69 $R_{wire}C_{wire}$ =105 ns

3.
$$C_{wire}$$
=47.5 fF, R_{wire} = 400 Ω , $R_{wire}C_{wire}$ = 19 ps, t_d =0.69 $R_{wire}C_{wire}$ =13 ps


4.
$$C_{wire} = 475 \text{ fF}, R_{wire} = 4 \text{ k}\Omega, R_{wire}C_{wire} = 1.9 \text{ ns}, t_d = 0.69 R_{wire}C_{wire} = 1.3 \text{ ns}$$

Note that the delay time increases proportionally with the square of the wire length. Why?

So far we have considered that the distributed RC line can be represented by a lumped RC model (pessimistic view) and that the drive signal is a step supplied by an ideal voltage source (optimistic view).


RC delay - 1

Influence of the output resistance of the driver



RC delay – 2: The Elmore delay -1

Elmore delay model *– method to determine the approximate delay time in an RC network; it avoids running costly simulations for calculation of delay time. Useful for determining delays in transmission lines, gates, clock distribution networks,...




$$\tau_{Di} = \sum_{k=1}^{N} C_k R_{ik}$$

3.7

Sources: Rabaey & *W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Applied Physics, vol. 19, Jan 1948

RC delay – 3: The Elmore delay -2



Sources: Rabaey & *W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Applied Physics, vol. 19, Jan 1948